Ben Eaters Clock Logic Circuit

267

03:11:18

Following Ben Eater's guide on building an 8-bit computer. The circuit is Using both Astable and Monostable 555 timers, to act as the CLK signal and Pulse Signal respectively. 

The SR -Latch configuration at the bottom is meant to be Bistable and acts as a control line for the NAND Gate circuit to output either the Astable or Monostable outputs.

This is my first logic design on this website and any thoughts or improvements would be greatly appreciated.

Thank you.

published 2 years ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.