|
The 8-bit value entered from the logic inputs. It is converted to bcd code using the double dabble algorithm. The first two counters standing on top of each other get the 8-bit value. It is shifted to the other counters in order with the pulses coming from 555. I divided the 555 output by 2. The first pulse controls the output of the counters shifting the bcd codes and ensures that it is added to 11 binary if it is equal or greater than 101 binary. This created value is shifted and checked again with the next pulse. The system resets itself in 18 pulses. The first two pulses continue with the input data loading, the other pulses control, shifting order. When the last bit is shifted, everything goes back to the beginning to read the input again. Since it is a simulation, it works quite slowly. I created a panel with LEDs to show the calculation time. Since it did not fit in the section, I could only put 6 LEDs. When the cycle is completed, it will go back to the beginning and when the 9th LED lights, the calculated value will be visible on the displays. Since it takes the entered value in the first second pulse, it is necessary to wait for the entered value in between.
|
