JK flip flop

286

04:45:05

affected by faling edge of clock. if j is on, k is off, q is on, not q is off. if k is on and j is off, q is off and not q is on.  if both j and k are on, the circuit flips with the falling edge of clock.

published 2 years ago

592azy2circuitdude

2 years ago

That's correct. I always wondered why JK Flip-flops in EC activate on the falling edge of the clock while all the others are the normal/standard rising edge triggered type. And why are there circles on the JK inputs when they are not inverting inputs?...

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.