Three JK flip-flops are controlled by the falling edge of the clock signal. They are connected through AND, OR, NOT gates to create a synchronous binary counter that counts from 000 to 101 with each clock signal and then resets to 000. Using a binary-to-7-segment decoder, the signals can be displayed on a 7-segment display.
