Clock gating

When enable is at logic zero, no clock hence output as it is. When enable is at logic high, Output allowed to change as date change at every positive edge of clock.