Clock gating

131

01:10:54

When enable is at logic zero, no clock hence output as it is. When enable is at logic high, Output allowed to change as date change at every positive edge of clock.

published 4 years ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.