bit shift register (no clock signal use)

It’s a register designed by some interesting mistakes. The shifting will continue when input signal is HIGH, it will reset after all 4 bits are HIGH and input is LOW.