With three 4 bit data lanes, a 2 bit opcode, and clock input. Warning: it really, REALLY lags. This is just a prototype for a much larger scale that I'm working on using software that doesn't limit the workspace; on a transistor level. Just thought I'd share the intermediate results.
