CMOS NAND Gate

Typical CMOS NAND Gate implemented with 2 PMOS and 2 NMOS transistor. The two inputs (A.B) are represented by two logic sources. The output is represented by a lamp. The output is only HIGH(1), if at least one of the inputs are LOW (0).