Inverting CMOS three state buffer

Am I doing this right? I can't seem to figure out how it should look in the CMOS TL view. The high Z output here, even though it does fulfill the logic thresholds, should have stayed at exactly 0 or 5 volts.