3 input CMOS OR

OR logic gate using CMOS topology. (Add a CMOS inverter at the output of a CMOS NOR Gate)