A positive edge-triggered d-flip flop. The output Q can only be changed when the clock signal rises to 5 V and depends on the input signal.
Can be used to make a counter, or adding an XOR gate with input Vcc and output Q as the inputs can make it a T-flip flop.
