GATES 3:
Top 2 switches are for input p.
Bottom 2 switches are for input q.
One switch to turn it on, other to invert the signal.
GATES:
p AND q p NAND q
p OR q p NOR q
p XOR q p NXOR q
No idea why current is flowing though gates when switches are off.
