When the J & K inputs of a JK flip-flop are tied together and in a Logic 1 (high) state, it has a toggle effect on the Q output when clocked. Multiple Flip-flops fed into each other becomes a counter. LED's added to show, from left to right, Most to least significant bit. These clock pulses represent a trailing edge response.
