This is a simple SRAM cell with word line for access to memory cell and a bit line to force a value into the memory cell.
The memory cell comprises of two inverters - each comprising of 2 transistors (1x PMOS, 1x NMOS) - making in total 6 transistors - the classical 6T SRAM cell
