Input verification

A circuit with 2xAND gates with PNP transistors and OR gate eith NPN transistors that verifies 4 input for fail cases. It can pe used with 3.3V logic pins.