clocked SR latch flip flop

145

02:26:20

SR latch,when all 3 are on it is an "invalid state". clock in the middle controls when one reacts to the other. top input is "set" and bottom input is "reset". top output is "not q" and bottom output is "q". outputs are opposite sides in the chipped bottom circuit.

published 2 years ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.