SR latch,when all 3 are on it is an "invalid state". clock in the middle controls when one reacts to the other. top input is "set" and bottom input is "reset". top output is "not q" and bottom output is "q". outputs are opposite sides in the chipped bottom circuit.
