Please read me first! The circuit is designed for 3.3V VDD, so when you simulate the circuit, the VDD shall be rise from 90mV to 3V
This circuit utilize voltage source to bias the NMOS current source, which shall be modified as current mirror biasing
