An SR latch can be constructed from two NOR gates connected end to end. When R=0, S=0, the latch keeps the output of the previous clock. When R=0, S=1, the latch output is set to 1. When R=1, S=0, the latch output is set to 0. When R=1, S=1, the output is to be determined.
