Sample and Hold Circuit - 1 - with Delay Problem

This is sample and hold circuit. Output tracks input when the clock is high. Taken from 'Analog Integrated Circuit Design-Carusone-Johns-Martin' Ch 11