A 4bit parallel to serial converter. The serial signal is composed with 1 starting bit and 4 data bit in every 0.5msec. A 0.5msec interval period is installed between every serial bit train. 2 inverse modules connected on start bit line are for timing delay.
