CMOS NAND gate

@Azmik_Arkotsi

8 years ago

https://everycircuit.com/circuit/5470641338974208

A NAND gate created using a complementary configuration of two P-channel MOSFETs in parallel and two N-channel MOSFETs in series, sandwiched around the output.