2 clocks 1 flop

Messing around. I was trying to develop logic that could be used for a silly vhdl function. Feel free to try and create this function. If rising_edge (A) and rising_edge(B) then Q <= D; end if; Enjoy