The frequency of a clock signal can be slowed down by a factor of two - which is done by this circuit. This circuit resembles a D flip-flop (master-slave) with the ¬Q output running back to the D input.
Multiple devices of this kind can be connected to make a multiple-bit counter.
