This is an SR Latch. You can imagine it as an actual Latch where it either be one state or the other while remembering the state. In this case were using two NOR gates where one of the inputs for each gate is set using a controllable input while the other input is set using the output of the other/opposite NOR gate.
