This ADC uses the half flash pipeline configuration, but each stage only handles a single bit division. This allows for the logic stage to be removed and instead the output is the pure resultant of the comparators, op amp adders and subtractors. I believe this design could be used for more efficient pipeline converters with high bit resolution. Normal pipeline conversion typically sacrifices circuit size for response time, but this design truly provides both speed and scalability.
