An edge-triggered D Flip-Flop in NMOS. 3 SR latches. A single additional transistor is used as a combo input to 3 nand gates in order to clear each SR latch on a low signal. Similarly, another transistor is used to preset the latches on a low signal.
