This is a synchronous frequency divider by 3 generating a meander output signal with 50% duty cycle when fed by a similar signal. To get symmetric positive and negative pulse widths at the output I use a trick with inverting the phase of the input clock at every second counted pulse.
