Clock Gate - Special Device vs AND gate

126

02:07:56

A clock gate implemented using a negative edge flop to launch enable on !clk to avoid race condition. Adjust the clock frequency and see how the and gate holds up vs the AND gate. In design, special cells are placed on clock paths to avoid these performance issues. 

published 2 years ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.