A clock gate implemented using a negative edge flop to launch enable on !clk to avoid race condition. Adjust the clock frequency and see how the and gate holds up vs the AND gate. In design, special cells are placed on clock paths to avoid these performance issues.
