CMOS Phase Comparator

Based on the output of the original D flipflop + AND gate design, this one works with both rising and falling edges. Are you able to make a PLL out of that?