⭐️Dual JK flip-flop with reset; negative-edge trigger⭐️

199

02:53:02

The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. 

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, when LOW it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH. 

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. 

Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

published 5 years ago

giomix

5 years ago

Ec users can find datasheet here https://www.nexperia.com/products/analog-logic-ics/synchronous-interface-logic/flip-flops/j-k-type-flip-flops/series/74HC73.html

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.