here a logic circuit is being used as edge detector of clock pulse, and the input will be stored at the edge of the pulse respective to the state of input, and irrespective to the change while clock pulse is high. ( the state of input at the -VE edge of the clock signal will be stored if it changes while clock is still high the stored bit will not change ).
