Digital PLL

Select differents clock divider outputs to obtain output clock from ÷16 to ×16 the input clock.