Pull Down w FET

201

06:06:10

Toggle the first switch to turn the Gate HIGH or LOW. Toggle the switch with the 10k pull-down resistor to enable or disable the pull down effect. When the 10k resistor is disabled and the Gate is toggled from HIGH to LOW the FET will still pass current. However if the Gate is toggled LOW *and* the pull-down is enabled, the Gate will be pulled LOW and turn the FET off, no longer passing current.

published 11 years ago

UncleRick

11 years ago

Your third statement is not actually true. The gate does not really go LOW. Due to the ultra-high impedance of the isolated gate, the charge is not bled off and the gate remains HIGH. Thus the 1st switch may have been flipped open, but the gate is still HIGH at 5 volts. Thus the FET continues to conduct. ;-)

justinmcg67

11 years ago

Oh cool i did not know that (obviously). Thanks for the correction.

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.