CMOS inverter structure configured as an amplifier.

189

01:26:53

The DC bias voltage is fixed to VDD/2 by a large resistor between input and output (large resistor is placed so that the input does not load the output directly.)

So that the voltage is amplified by factor given by -(gmn + gmp) / (gdsn + gdsp).

published 2 years ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.