CMOS inverter structure configured as an amplifier.

The DC bias voltage is fixed to VDD/2 by a large resistor between input and output (large resistor is placed so that the input does not load the output directly.) So that the voltage is amplified by factor given by -(gmn + gmp) / (gdsn + gdsp).