Logic to tell to write to the d-latch or not write. Will write on the leading edge of the next clock cycle after input. Must have LOAD on to write. Will hold current state until LOAD on and DATA changed and CLOCK is on. Clock speed set slow by default.
TOP RIGHT SIGNAL : LOAD ENABLED
TOP LEFT SIGNAL: CLOCK
BOTTOM 4 SIGNALS: DATA(1 or 0)
