Domino logic AND gate with keeper transistor to maintain stable output. During the low clock voltage (precharge phase) the output is put to zero. In high clock voltage (evaluation phase) the output is calculated and displayed. Much faster then its CMOS counterpart.
