4-to-1 multiplexer-demultiplexer

A 4-to-1 multiplexer supplying data to a 4-bit shift register with an output demultiplexer supplying a four bit latch. Data propagates through every four clock pulses. Input data using logic sources on the left.