This circuit shows an AND gate implementation using complementary MOSFETs (lower half) and BJTs (upper half).
Each AND gate is constructed with a NAND topology in series with a NOT topology. You can see their outputs by viewing the voltmeters I placed.
