Used in column parallel ADCs with an N-bit counter that latches the count value when the comparator is triggered. The counter resets when the ramp resets. The DC source represents the analog data to be converted.
The ramp and comparator can also be used to create a pwm signal whose duty cycle is determined by the analog voltage (which could come from a programmable voltage DAC).
