This circuit is designed to demonstrate how a J-K flip-flop behaves in a digital system.
Note that the flip-flop responds only on the active clock edge. Changes to the J and K inputs have no immediate effect on the output until a clock transition occurs.
When J = 1 and K = 0, observe that the output Q is set high on the next clock edge.
When J = 0 and K = 1, observe that the output Q is reset low on the next clock edge.
When J = 0 and K = 0, note that the output remains unchanged, regardless of how many clock pulses occur.
When J = 1 and K = 1, observe that the output toggles state on each clock edge. If you slow the clock down, you can clearly see Q alternate between high and low with every pulse.
Also note the complementary output Q̅, which always remains the inverse of Q.
In steady operation, the J-K flip-flop stores a single bit of information, changing state only when commanded by the inputs and synchronized by the clock.
J is the top logic button
K is the bottom
Clock is the center
