Bistable edge-triggered master-slave D flip-flop

This is a clock-driven flip-flop that will permit changes to data on the top bit that will be latched on Q and its complement Q-NOT after the square wave pulse rises and falls completely.