CMOS NAND gate with totem pole output

127

01:05:45

Logic stage is implemented with FET transistors, following Horowitz and Hill CMOS NAND gate (ref. The Art of Electronics 3rd edition, fig 3.91). Output stage is implemented with BJT totem pole configuration. All components except resistors are left with application’s default configuration.

published 1 year ago

add comment in editor

EveryCircuit is an easy to use, highly interactive circuit simulator and schematic capture tool. Real-time circuit simulation, interactivity, and dynamic visualization make it a must have application for professionals and academia. EveryCircuit user community has collaboratively created the largest searchable library of circuit designs. EveryCircuit app runs online in popular browsers and on mobile phones and tablets, enabling you to capture design ideas and learn electronics on the go.