Logic stage is implemented with FET transistors, following Horowitz and Hill CMOS NAND gate (ref. The Art of Electronics 3rd edition, fig 3.91). Output stage is implemented with BJT totem pole configuration. All components except resistors are left with application’s default configuration.
