CMOS D latch in 6 MOS

A D latch using 6 MOSFETs. It's not truly CMOS because it has unequal numbers of PMOS and NMOS. When the top input is high, the output mirrors the other input. When it is low, the output holds its state.